Abstract-In this paper, we propose a novel low-power, biasfree, high-sensitivity process variation sensor for monitoring random variations in the threshold voltage. The proposed sensor design utilizes the exponential current-voltage relationship of sub-threshold operation thereby improving the sensitivity by 2.3X compared to the above-threshold operation. A test-chip containing 128 PMOS and 128 NMOS devices has been fabricated in 65nm bulk CMOS process technology. A total of 28 dies across the wafer have been fully characterized to determine the random threshold voltage variations.
I. INTRODUCTION
The ever increasing need for high performance and increased chip functionality with lower costs has resulted in aggressive scaling of transistor dimensions. As transistor dimensions are scaled down, the effect of parameter variations on circuit robustness has aggravated. Increased process variations result in lower circuit performance and can potentially lead to functional/parametric failures degrading manufacturing yield. Hence it is important to monitor/track the effect of process variations and to tune the process for improving the manufacturing yield [1] [2] .
Process variations can be classified into two categories: inter-die and intra-die [2] . Under inter-die variations, we assume that all transistors in a die are affected in a similar way. On the other hand, intra-die variations can be further divided into "random" and "systematic" components based on their spatial correlation. Systematic variations typically have strong spatial correlation which results in similar variations in transistor characteristics for the devices that are close to each other in a die. Due to the spatial correlation, techniques such as adaptive body biasing can be employed in order to compensate systematic intra-die variations and to improve the design yield [3] [4] .
In contrast to systematic intra-die variations, random process variations tend to have no spatial correlation which may result in different transistor characteristics even for neighboring devices. Line Edge Roughness (LER) and Random Dopant Fluctuations (RDF) are the main cause of random process variations. The impact of random variations is severe for SRAM bitcells where minimum geometry transistors are often used. The increased random variations can affect the SRAM bitcell stability leading to increased memory failures.
The random process variations can result in large fluctuations in circuit parameters, mainly in the threshold voltage (V th ) of devices. Accurate characterization, measurement, and estimation of random V th fluctuations in closely spaced devices are crucial for yield learning, enhancement and process optimization. Traditionally, this characterization was done by determining the I-V curves of single neighboring devices. However, this is not practical for a large number of devices since separate pad would be required for individual transistor characterization. Recently, researchers have proposed techniques in which multiplexed devices under test (DUT) are characterized [5] [6] [7] [8] . However, these techniques require accurate current measurements followed by extensive data analysis. Another technique utilizes the ring oscillators for measuring variability statistics; however, the large area required in this technique reduces its applicability [9] . Other techniques such as [10] require variation independent bias circuits which introduce large area overhead. In [11] a senseamplifier based test circuit and measurement method is presented to measure the mismatch between pairs of transistors. This technique has limited use since it can only measure the mismatch between two transistors. Finally, in [12] , an on-chip digital circuit is presented to measure the local threshold voltage variations in identical devices. In this technique, the devices under test operate in the saturation region. Since the saturation current of a transistor varies linearly with the threshold voltage, the technique proposed in [12] has low sensitivity (0.74V/V).
In this work, we propose a novel low-power, bias-free, highsensitivity process variation sensor (PVS) for characterizing the random threshold voltage variation by utilizing the subthreshold mode operation. Exponential current-voltage relationship in sub-threshold region increases the sensitivity of the DUT current on threshold voltage variations, leading to high sensitivity process variation sensor design. Moreover, since the proposed PVS does not require any external or onchip bias/bias generation circuitry, it consumes small area. Hence multiple such sensors can be efficiently used across the die for accurate process monitoring.
The rest of the paper is organized as follows. Section II describes the proposed process variation sensor utilizing the sub-threshold operation. The analysis of the proposed PVS is presented in Section III. Section IV presents the test methodology. Results are given in Section V. Finally, Section VI draws the conclusions.
A High Sensitivity Process Variation Sensor Utilizing
Sub-threshold Operation When a different transistor is selected from the N 1 set of parallel transistors, V xn varies depending on the threshold voltage of the new DUT. Hence, by measuring V xn , the V th mismatch between all parallel devices can be measured. The second stage in the sensor (N 2 and P 2 ) is used to improve the sensitivity of the sensor. As the voltage at V xn changes depending on the threshold voltage of the active N1 transistor, the conductivity of N 2 is modified. Since N 2 is in sub-threshold region (V xn < V th ), a small change in V xn causes a exponential change in the current through N 2 . This results in a large swing in V out and hence improves the sensitivity (i.e. ǻV out /ǻV th ).
In the proposed sensor, P 1 , N 2 and P 2 are shared for all parallel N 1 transistors, thus, the changes at V xn and V out are solely because of the variations in N 1 . Any variations in P 1 , N 2 and P 2 would result in offsetting V xn (or V out ) node voltage. However, for determining ǻV th , the difference in V xn values is more important rather than the absolute value of V xn. In our design, the size of N 1 is kept small (small width, minimum length) in order to observe process variations. Other transistors (P 1 P 2 and N 2 ) are sized reasonably large (large width and length) to reduce the variations. More specifically, P 1 is sized such that even when V xn reaches its maximum value for high-V th N 1 transistors, N 2 will still be in the sub-threshold region. Finally, N 2 and P 2 are sized for a large and linear swing at V out . The transistor sizes for NMOS sensor are shown in Fig. 1 . Similarly, complementary transistors and circuit topology are used to realize PMOS process variation sensor.
The simulation results for the NMOS sensor at the 65nm bulk CMOS technology are shown in Fig. 2 . In our simulations, the threshold voltage of N 1 in Fig. 1 is varied between +/-40mV and V xn and V out are plotted. It is observed that the sensitivity of NMOS sensor at V xn is around 1.75V/V. Furthermore, the sensitivity can be increased to 7.05V/V with acceptable linearity using the second stage. The corresponding V xp and V outp sensitivities for PMOS sensor are found to be 1.35V/V and 6.12V/V, respectively.
Fig. 2 Sensitivity of NMOS process variation sensor
The sensitivity of the proposed process variation sensor utilizing sub-threshold operation is 2.3X better compared to the above-threshold operation as described in [12] . Thus exponential current-voltage relationship in sub-threshold region gives better accuracy for random threshold voltage mismatch measurement.
III. ANALYSIS OF THE PROPOSED SENSOR
The operation of the proposed sensor depends on the change in sub-threshold current as the threshold voltage of DUT changes. However, for the sub-threshold region circuit design, it is very imperative to consider various other leakage components as well. In nano-scaled bulk CMOS technology, the main components of leakage are (i) sub-threshold current, (ii) gate leakage, (iii) junction band-to-band tunneling leakage (BTBT) and (iv) gate induced drain leakage (GIDL) [13] . Subthreshold leakage and gate leakage are the dominant leakage components for the technology under consideration under the given bias conditions. Sub-threshold leakage component can be written as [14] : In this equation, ȝ 0 is the zero bias carrier mobility, C ox is the gate oxide capacitance, L eff is the effective channel length, W is the transistor width, Ș is the drain induced barrier lowering coefficient, Ȗ is the linearized body effect coefficient, m is the sub-threshold swing coefficient of the transistor and v T is the thermal voltage given by KT/q.
The gate leakage component can be expressed as [15] :
where J DT is the gate leakage current density, V ox is the potential drop across the oxide, T ox is the oxide thickness and ĭ ox is the barrier height for the tunneling particle (electron or hole).
In the proposed design, the sensing mechanism depends on sub-threshold leakage; hence gate leakage of P 1 in Fig. 1 might decrease the sensitivity. As given in Eq. 3, gate leakage in this transistor can be reduced exponentially by employing thick oxide transistors. Similarly, leakage on the non-active parallel DUTs can degrade the sensitivity.
Fig. 3 Hierarchical switch network
To reduce sub-threshold leakage on non-active paths, a hierarchical switch network which utilizes thick oxide, high V th transistors is employed (Fig. 3) . In Fig. 3, assuming N 1 is selected, the non-active switch transistors will have negative V gs due to "stacking effect" [13] . Combined with high threshold voltage, negligible sub-threshold leakage is achieved on the non-active paths. Similarly, gate leakage in switch network is minimized using thick oxide devices. As a result, large numbers of DUTs can be tested without degrading the sensitivity.
Based on the discussion above, sensitivity of the sensor can be estimated by solving Eq. 1 for I P1 and I N1 (sub-threshold leakage of P 1 and N 1 , respectively) in Fig. 1 . In Eq. 1, as V ds >> V T the term (1-e -(V ds /V T ) ) can be ignored. Similarly body bias voltage V SB = 0. Hence Ȗ . We can write:
Now, V xn can be given by:
Finally, the sensitivity of V xn on V th0N1 variations can be written as:
From Eq. 6, the sensitivity of the proposed sensor depends only on the DIBL coefficients and the sub-threshold swing coefficients of P 1 and N 1 . As DIBL coefficient can be controlled by modifying the channel length of devices, the sensitivity of the sensor can be adjusted.
As mentioned earlier, the second stage of the sensor is used to amplify the sensitivity. Following a similar analysis for the second stage, and noting that; 
The final sensitivity of the sensor can be written as: In Eq. 8, increasing the channel lengths of P 2 and N 2 to minimize variations on these transistors reduces Ș P2 and Ș N2 which in turn increases the sensitivity as shown in Fig. 2 . A similar analysis is performed for the PMOS PVS sensor.
IV. TEST METHODOLOGY
A test-chip containing the proposed sensor design with 128 devices with varying device dimensions has been fabricated in 65nm bulk-CMOS process technology. The layout and the block diagram of the test chip are shown in Fig. 4 and Fig. 5 , respectively. 128 NMOS and 128 PMOS devices are closely placed and tested at a supply voltage of 1V. Half of NMOS transistors are sized with 2X width to observe the effects of sizing on process variations. Fig. 5 shows the test methodology for testing of NMOS devices (half of DUTs are shown). To test PMOS devices, high-V th , thick oxide PMOS transistors are used in the switch network. By sharing the decoders, PMOS and NMOS DUTs are tested in parallel. All measurements are done at DC conditions.
As shown in Fig. 5 , seven control inputs (S 0 -S 6 ) are used to select one DUT at a time. Nodes V xn and V outn are buffered and final outputs V xn_read and V outn_read are measured for each DUT. The output buffers are characterized and their inputoutput transfer function is obtained. This transfer function is used to determine the actual V xn and V outn from V xn_read and V outn_read measurements. A similar methodology is followed for the PMOS case.
V. RESULTS
The histogram of the measured V xn and V outn are shown in Fig. 6 for a single die (64 DUTs). In this figure, the spread in V xn and V outn represents the variation in threshold voltage of the DUTs. For this die, the V xn variation is 200mV demonstrating high sensitivity. This sensitivity is further increased at V outn which shows a spread of 560mV. Next, the variations at V xn (or V outn ) are converted into ǻV th using simulations. In Fig. 7b , both simulation results and measured data are superimposed. The dots show the measured V xn values for each device under test. To identify the corresponding ǻV th , the measured V xn values are mapped on to simulation curve (solid line in Fig. 7b ) as illustrated for two DUTs. The histogram of the resulting ǻV th population is shown in Fig. 7a . In order to remove the inter-die variations, the mean of ǻV th is subtracted from each data point. Using the same methodology, ǻV th statistics of all dies are collected. Fig.  8 shows the normalized ı(ǻV th ) values for NMOS and PMOS devices. Average of all measured ı(ǻV th ) is used for normalization.
To observe the effect of sizing on process variations, ǻV th population for two different NMOS sizes are compared for four different dies as shown in Fig. 9 . Measured data shows that process variations can be reduced with increased device widths. For each die, the ratio ı(ǻV th )| 400n / ı(ǻV th )| 800n is calculated as shown in Fig. 9 . It is observed that, from 400nm to 800nm case, ı value tends to follow the inverse proportionality to the device width (ı(ǻV th ) Į W -1/2 ) [15] . The average reduction in ı(ǻV th ) with doubling the device width is measured to be 0.77.
VI. CONCLUSIONS
In this work, we propose a novel process variation sensor to monitor random variations in the threshold voltage by effectively utilizing sub-threshold operation. Exponential I-V relationship in sub-threshold region achieves 2.3X better sensitivity compared to the above-threshold operation. Measurement results on 28 test-chips fabricated in 65nm bulk CMOS technology demonstrate the effectiveness of the proposed technique. 
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